

High Common-Mode Voltage, Programmable Gain Difference Amplifier

AD628

FEATURES

High common-mode input voltage range ± 120 V at V_s = ± 15 V Gain range 0.1 to 100 Operating temperature range: -40° C to $+85^{\circ}$ C

Supply voltage range

Dual supply: ±2.25 V to ±18 V Single supply: 4.5 V to 36 V

Excellent ac and dc performance

Offset temperature stability RTI: 10 µV/°C maximum

Offset: ±1.5 V mV maximum

CMRR RTI: 75 dB minimum, dc to 500 Hz, G = +1

APPLICATIONS

High voltage current shunt sensing
Programmable logic controllers
Analog input front end signal conditioning
+5 V, +10 V, ±5 V, ±10 V, and 4 to 20 mA
Isolation
Sensor signal conditioning
Power supply monitoring
Electrohydraulic controls
Motor controls


GENERAL DESCRIPTION

The AD628 is a precision difference amplifier that combines excellent dc performance with high common-mode rejection over a wide range of frequencies. When used to scale high voltages, it allows simple conversion of standard control voltages or currents for use with single-supply ADCs. A wideband feedback loop minimizes distortion effects due to capacitor charging of Σ - Δ ADCs.

A reference pin (V_{REF}) provides a dc offset for converting bipolar to single-sided signals. The AD628 converts +5 V, +10 V, ±5 V, ±10 V, and 4 to 20 mA input signals to a single-ended output within the input range of single-supply ADCs.

The AD628 has an input common mode and differential mode operating range of ± 120 V. The high common mode, input impedance makes the device well suited for high voltage measurements across a shunt resistor. The inverting input of the buffer amplifier is available for making a remote Kelvin connection.

FUNCTIONAL BLOCK DIAGRAM



A precision $10~k\Omega$ resistor connected to an external pin is provided for either a low-pass filter or to attenuate large differential input signals. A single capacitor implements a low-pass filter. The AD628 operates from single and dual supplies and is available in an 8-lead SOIC_N or an 8-lead MSOP. It operates over the standard industrial temperature range of -40°C to $+85^{\circ}\text{C}$.

Rev. G

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2002–2007 Analog Devices, Inc. All rights reserved.

AD628

TABLE OF CONTENTS		
Features	1 Theory of Operation	. 15
Applications	1 Applications Information	. 16
General Description	1 Gain Adjustment	. 16
Functional Block Diagram		
Revision History		
Specifications	-	
•	•	
Absolute Maximum Ratings		
Thermal Characteristics	1	
ESD Caution		
Pin Configuration and Function Descriptions	8 Outline Dimensions	. 20
Typical Performance Characteristics	9 Ordering Guide	. 20
Test Circuits		
DEVISION LUSTORY		
REVISION HISTORY		
4/07—Rev. F to Rev. G	Changes to Absolute Maximum Ratings	
Changes to Features		
Changes to Figure 22		
Changes to Figure 25		
Changes to Voltage Level Conversion Section		
Changes to Monitoring Battery Voltages Section		
Changes to Figure 34		
Changes to Figure 35		
Updated Outline Dimensions		
3/06—Rev. E to Rev. F	Added Figure 30	
Changes to Table 1		
Changes to Figure 3	7 Changes to Voltage Level Conversion Section	
Replaced Voltage Level Conversion Section	. 16 Changes to Figure 32	
Changes to Figure 32 and Figure 33	. 17 Changes to Table 6	
Updated Outline Dimensions	Changes to Figure 33 and Figure 34	
Changes to Ordering Guide	. 19 Changes to Figure 35	
5/05—Rev. D to Rev. E	Changes to Kelvin Connection Section	18
Changes to Table 1	3 6/03—Rev. A to Rev. B	
Changes to Table 2	Changes to General Description	
Changes to Figure 33	Changes to Specifications	
3/05—Rev. C to Rev. D	Changes to Ordering Guide	
Updated Format	Changes to TPCs 4, 5, and 6	
•	Changes to 11 C 9	
Changes to Table 2		14
Changes to Table 2	1/03—Rev. 0 to Rev. A	
4/04—Rev. B to Rev. C	Change to Ordering Guide	4
Updated Format	sal	
Changes to Specifications	3	

SPECIFICATIONS

 $T_{\text{A}} = 25^{\circ}\text{C}, \ V_{\text{S}} = \pm 15 \ \text{V}, \ R_{\text{L}} = 2 \ k\Omega, \ R_{\text{EXT1}} = 10 \ k\Omega, \ R_{\text{EXT2}} = \infty, \ V_{\text{REF}} = 0 \ \text{V}, \ unless \ otherwise \ noted.$

Table 1.

			AD628A	.R	P	D628AR	M		
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit	
DIFFERENTIAL AND OUTPUT AMPLIFIER									
Gain Equation	$G = +0.1 (1 + R_{EXT1}/R_{EXT2})$							V/V	
Gain Range	See Figure 29	0.11		100	0.1 ¹		100	V/V	
Offset Voltage	$V_{CM} = 0 \text{ V}$; RTI of input pins ² ;	-1.5		+1.5	-1.5		+1.5	mV	
	output amplifier G = +1								
vs. Temperature		The same	4	8	1	4	8	μV/°C	
CMRR ³	RTI of input pins;	75	Dec. 1		75			dB	
ALC: U	G = +0.1 to +100	75			4			-10	
Minimum CMDD Own Town and	500 Hz	75		77	75			dB	
Minimum CMRR Over Temperature	−40°C to +85°C	70	1	- 40	70			dB	
vs. Temperature	V 110V45 110V	77	0.4	4		1	4	(μV/V)/°	
PSRR (RTI)	$V_5 = \pm 10 \text{ V to } \pm 18 \text{ V}$	77	94		77	94		dB	
Input Voltage Ra <mark>nge</mark>		120		. 120	120		. 120		
Common Mode		-120		+120	-120		+120	V	
Differential		-120		+120	-120		+120	V	
Dynamic Response					7			l	
Small Signal Bandwidth –3 dB	G = +0.1		600			600		kHz	
Full Power Bandwidth	6 04 1 0040/ 1001/		5			5	4.0	kHz	
Settling Time	G = +0.1, to 0.01%, 100 V step	-41	0.0	40			40	μs	
Slew Rate			0.3			0.3		V/µs	
Noise (RTI)	4111		200			200		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Spectral Density	1 kHz		300			300		nV/√Hz	
DIEFFORNITIAL AMADUSED	0.1 Hz to 10 Hz		15			15		μV p-p	
DIFFERENTIAL AMPLIFIER			0.1			0.1		101	
Gain		0.1	0.1	. 0.1	0.1	0.1	. 0.1	V/V	
Error		-0.1	+0.01	+0.1	-0.1	+0.01	+0.1	%	
vs. Temperature				5			5	ppm/°C	
Nonlinearity			2	5			5	ppm	
vs. Temperature	DTI of investigation	-1.5	3	10	-1.5	3	10	ppm	
Offset Voltage	RTI of input pins	-1.5		+1.5	-1.5	100	+1.5	mV	
vs. Temperat <mark>ure</mark>				8			8	μV/°C	
Input Impedance			220			220		1.0	
Differential Common Mode	E I	LE	55	R	D N	220		kΩ kΩ	
CMRR ⁴	DTI of in out wine.	75	25		75	35		dB	
CIVIRK	RTI of input pins; G = +0.1 to $+100$	75			75			иь	
	500 Hz	75			75			dB	
Minimum CMRR Over Temperature	-40°C to +85°C	70			70			dB	
vs. Temperature		'	1	4	' "	1	4	(μV/V)/°	
Output Resistance			10	•		10	•	kΩ	
	1	1			1			1144	

AD628

			AD628/	AR	P	AD628A	RM	
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
OUTPUT AMPLIFIER								
Gain Equation	$G = (1 + R_{EXT1}/R_{EXT2})$							V/V
Nonlinearity	$G = +1, V_{OUT} = \pm 10 V$			0.5			0.5	ppm
Offset Voltage	RTI of output amp	-0.15		+0.15	-0.15		+0.15	mV
vs. Temperature				0.6			0.6	μV/°C
Output Voltage Swing	$R_L = 10 \; k\Omega$	-14.2		+14.1	-14.2		+14.1	V
	$R_L = 2 k\Omega$	-13.8		+13.6	-13.8		+13.6	V
Bias Current			1.5	3		1.5	3	nA
Offset Current			0.2	0.5		0.2	0.5	nA
CMRR	$V_{CM} = \pm 13 \text{ V}$	130			130	1		dB
Open-Loop Gain	V _{оит} = ±13 V	130	in a		130			dB
POWER SUPPLY	All Control	-			diff.	/		
Operating Range		±2.25	-	±18	±2.25		±18	V
Quiescent Current			-	1.6	4		1.6	mA
TEMPERATURE RANGE		-40		+85	-40		+85	°C

³ Error due to common mode as seen at the output:
$$V_{OUT} = \frac{(0.1)(V_{CM})}{\frac{75}{10^{\frac{20}{20}}}} \times [Output\ Amplifier\ Gain]$$
.



¹ To use a lower gain, see the Gain Adjustment section.
² The addition of the difference amplifier and output amplifier offset voltage does not exceed this specification.

⁴ Error due to common mode as seen at the output of A1: V_{OUT} $AI = \frac{(0.1)(V_{CM})}{\frac{75}{10^{\frac{20}{20}}}}$

 $T_{A}=25^{\circ}C\text{, }V_{S}=5\text{ V, }R_{L}=2\text{ k}\Omega\text{, }R_{EXT1}=10\text{ k}\Omega\text{, }R_{EXT2}=\infty\text{, }V_{REF}=2.5\text{ V, unless otherwise noted.}$

Table 2.

		4	AD628A	IR	Α	D628AR	М		
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit	
DIFFERENTIAL AND OUTPUT AMPLIFIER									
Gain Equation	$G = +0.1(1 + R_{EXT1}/R_{EXT2})$							V/V	
Gain Range	See Figure 29	0.11		100	0.1 ¹		100	V/V	
Offset Voltage	$V_{CM} = 2.25 \text{ V}$; RTI of input pins ² ; output amplifier $G = +1$	-3.0		+3.0	-3.0		+3.0	mV	
vs. Temperature			6	15		6	15	μV/°C	
CMRR ³	RTI of input pins; $G = +0.1$ to $+100$	75			75			dB	
	500 Hz	75			7 5			dB	
Minimum CMRR Over Temperature	-40°C to +85°C	70		-40	70			dB	
vs. Tempe <mark>rature</mark>	All the same of th		1	4	1	1	4	(μV/V)/°(
PSRR (RTI)	$V_S = 4.5 \text{ V to } 10 \text{ V}$	77	94	W 1	77	94		dB	
Input Voltage Range				4					
Common Mode ⁴		-12		+17	-12		+17	V	
Differential		-15	- 10	+15	-15		+15	V	
Dynamic Response			- 4						
Small Signal Bandwidth – 3 dB	G = +0.1		440			440		kHz	
Full Power Bandwidth			30			30		kHz	
Settling Time	G = +0.1; to 0.01%, 30 V step		15		7	15		μs	
Slew Rate	G 10.11/10 0.017/0/30 V 312P		0.3		- 1	0.3		V/µs	
Noise (RTI)			0.5		1	0.5		ν/μ3	
Spectral Density	1 kHz		3 50			350		nV/√Hz	
Spectial Delisity	0.1 Hz to 10 Hz		15			15		μV p-p	
DIFFERENTIAL AMPLIFIER	0.1112 to 10112		13			15		μν ρ-ρ	
and the second s			0.1			0.1		V/V	
Gain		0.1	0.1	. 0 1	0.1	0.1	. 0.1	%	
Error		-0.1	+0.01	+0.1	-0.1	+0.01	+0.1	l '-	
Nonlinearity				3			3	ppm	
vs. Temperature	27. (1		3	10		3	10	ppm	
Offset Voltage	RTI of input pins	-2.5		+2.5	-2.5		+2.5	mV	
vs. Temperature				10			10	μV/°C	
Input Impedance					-	100			
Differential			220			220		kΩ	
Common Mode			55			55		kΩ	
CMRR ⁵	RTI of input pins; $G = +0.1$ to $+100$	75			75			dB	
	500 Hz	75			75			dB	
Minimum CMRR Over Temperature	-40°C to +85°C	70		RП	70	1.0		dB	
vs. Temperature			1	4		1	4	(μV/V)/°C	
Output Resistance			10			10		kΩ	
Error		-0.1		+0.1	-0.1		+0.1	%	
OUTPUT AMPLIFIER									
Gain Equation	$G = (1 + R_{EXT1}/R_{EXT2})$							V/V	
Nonlinearity	$G = +1, V_{OUT} = 1 V to 4 V$			0.5			0.5	ppm	
Output Offset Voltage	RTI of output amplifier	-0.15		+0.15	-0.15		+0.15	mV	
vs. Temperature				0.6			0.6	μV/°C	
Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	0.9		4.1	0.9		4.1	V	
	$R_1 = 2 k\Omega$	1		4	1		4	V	
catput restage on mg	1 DL - 2 K12			•			-	l ⁻	
	nL - 2 K12		1.5	3		1.5	3	nA	
Bias Current	NL - 2 KL2		1.5 0.2	3 0.5		1.5 0.2	3 0.5	nA nA	
	$V_{CM} = 1 \text{ V to } 4 \text{ V}$	130	1.5 0.2	3 0.5	130	1.5 0.2	3 0.5	nA nA dB	

AD628

		А	D628AR	А		
Parameter	Conditions	Min	Тур Мах	Min	Тур Мах	Unit
POWER SUPPLY						
Operating Range		±2.25	+36	±2.25	+36	V
Quiescent Current			1.6		1.6	mA
TEMPERATURE RANGE		-40	+85	-40	+85	°C

³ Error due to common mode as seen at the output:
$$V_{OUT} = \begin{vmatrix} (0.1)(V_{CM}) \\ \frac{75}{10.20} \end{vmatrix} \times [Output \ Amplifier \ Gain]$$
.

 $^{^1}$ To use a lower gain, see the Gain Adjustment section. 2 The addition of the difference amplifier and output amplifier offset voltage does not exceed this specification.

⁴ Greater values of voltage are possible with greater or lesser values of V_{REF}.

 $^{^{\}rm 5}$ Error due to common mode as seen at the output of A1: V_{OUT} A1 =

ABSOLUTE MAXIMUM RATINGS

Table 3.

14010 01	
Parameter	Rating
Supply Voltage	±18 V
Internal Power Dissipation	See Figure 3
Input Voltage (Common Mode)	±120 V ¹
Differential Input Voltage	±120 V ¹
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

¹ When using ±12 V supplies or higher, see the Input Voltage Range section.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS




Figure 3. Maximum Power Dissipation vs. Temperature

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

ELECTRONIC

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description	
1	+IN	Noninverting Input	
2	-V _S	Negative Supply Voltage	
3	V _{REF}	Reference Voltage Input	
4	CFILT	Filter Capacitor Connection	
5	OUT	Amplifier Output	
6	R _G	Output Amplifier Inverting Input	
7	+Vs	Positive Supply Voltage	
8	-IN	Inverting Input	



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Typical Distribution of Input Offset Voltage, $V_S = \pm 15 V$, SOIC_N Package




Figure 6. Typical Distribution of CMRR, SOIC_N Package




Figure 7. CMRR vs. Frequency




Figure 8. PSRR vs. Frequency, Single and Dual Supplies




Figure 9. Voltage Noise Spectral Density, RTI, $V_S = \pm 15 \text{ V}$




Figure 10. Voltage Noise Spectral Density, RTI, $V_S = \pm 2.5 V$




Figure 11.0.1 Hz to 10 Hz Voltage Noise, RTI




Figure 12. Small Signal Frequency Response, $V_{OUT} = 200 \text{ mV p-p}, G = +0.1, +1, +10, \text{ and } +100$




Figure 13. Large Signal Frequency Response, $V_{OUT} = 20 \text{ V p-p, } G = +0.1, +1, +10, \text{ and } +100$




Figure 14. Typical Distribution of +1 Gain Error




Figure 15. Common-Mode Operating Range vs. Power Supply Voltage for Three Temperatures




Figure 16. Normalized Gain Error vs. V_{OUT} , $V_S = \pm 15 \text{ V}$

Rev. G | Page 10 of 20

OUTPUT ERROR (µV)




Figure 17. Normalized Gain Error vs. V_{OUT} , $V_S = \pm 2.5 V$




Figure 18. Bias Current vs. Temperature Buffer




Figure 19. Output Voltage Operating Range vs. Output Current




Figure 20. Small Signal Pulse Response, $R_L = 2 k\Omega$, $C_L = 0 pF$, Top: Input, Bottom: Output




Figure 21. Small Signal Pulse Response, $R_L = 2 k\Omega$, $C_L = 1000 pF$, Top: Input, Bottom: Output






Figure 22. Large Signal Pulse Response, $R_L = 2 k\Omega$, $C_L = 1000 \, pF$, Top: Input, Bottom: Output










Figure 24. Settling Time to 0.01% 0 V to -10 V Step



TEST CIRCUITS





THEORY OF OPERATION

The AD628 is a high common-mode voltage difference amplifier, combined with a user-configurable output amplifier (see Figure 28 and Figure 29). Differential mode voltages in excess of 120 V are accurately scaled by a precision 11:1 voltage divider at the input. A reference voltage input is available to the user at Pin 3 (V_{REF}). The output common-mode voltage of the difference amplifier is the same as the voltage applied to the reference pin. If the uncommitted amplifier is configured for gain, connect Pin 3 to one end of the external gain resistor to establish the output common-mode voltage at Pin 5 (OUT).

The output of the difference amplifier is internally connected to a 10 k Ω resistor trimmed to better than $\pm 0.1\%$ absolute accuracy. The resistor is connected to the noninverting input of the output amplifier and is accessible at Pin 4 (C_{FILT}). A capacitor can be connected to implement a low-pass filter, a resistor can be connected to further reduce the output voltage, or a clamp circuit can be connected to limit the output swing.

The uncommitted amplifier is a high open-loop gain, low offset, low drift op amp, with its noninverting input connected to the internal 10 k Ω resistor. Both inputs are accessible to the user.

Careful layout design has resulted in exceptional common-mode rejection at higher frequencies. The inputs are connected to Pin 1 (+IN) and Pin 8 (-IN), which are adjacent to the power pins, Pin 2 ($-V_s$) and Pin 7 ($+V_s$). Because the power pins are at ac ground, input impedance balance and, therefore, common-mode rejection are preserved at higher frequencies.




Figure 28. Simplified Schematic




Figure 29. Circuit Connections

APPLICATIONS INFORMATION

GAIN ADJUSTMENT

The AD628 system gain is provided by an architecture consisting of two amplifiers (see Figure 29). The gain of the input stage is fixed at 0.1; the output buffer is user adjustable as $G_{A2} = 1 + R_{EXTI}/R_{EXT2}$. The system gain is then

$$G_{TOTAL} = 0.1 \times \left(1 + \frac{R_{EXTI}}{R_{EXT2}}\right) \tag{1}$$

At a 2 nA maximum, the input bias current of the buffer amplifier is very low and any offset voltage induced at the buffer amplifier by its bias current may be neglected (2 nA \times 10 k Ω = 20 μV). However, to absolutely minimize bias current effects, select R_{EXT1} and R_{EXT2} so that their parallel combination is 10 k Ω . If practical resistor values force the parallel combination of R_{EXT1} and R_{EXT2} below 10 k Ω , add a series resistor (R_{EXT3}) to make up for the difference. Table 5 lists several values of gain and corresponding resistor values.

Table 5. Nearest Standard 1% Resistor Values for Various Gains (see Figure 29)

Total Gain (V/V)	A2 Gain (V/V)	R _{EXT1} (Ω)	R _{EXT2} (Ω)	R _{EXT3} (Ω)
0.1	1	10 k	∞	0
0.2	2	20 k	20 k	0
0.25	2.5	25.9 k	18.7 k	0
0.5	5	49.9 k	12.4 k	0
1	10	100 k	11 k	0
2	20	200 k	10.5 k	0
5	50	499 k	10.2 k	0
10	100	1 M	10.2 k	0

To set the system gain to <0.1, create an attenuator by placing Resistor R_{EXT4} from Pin 4 (C_{FILT}) to the reference voltage. A divider is formed by the 10 $k\Omega$ resistor that is in series with the positive input of A2 and Resistor $R_{\text{EXT4}}.$ A2 is configured for unity gain.

Using a divider and setting A2 to unity gain yields

$$G_{W/DIVIDER} = 0.1 \times \left(\frac{R_{EXT4}}{10 \text{ k}\Omega + R_{EXT4}}\right) \times 1$$

INPUT VOLTAGE RANGE

VREF and the supply voltage determine the common-mode input voltage range. The relation is expressed by

$$V_{CM_{UPPER}} \le 11 (V_{S+} - 1.2 \text{ V}) - 10 V_{REF}$$
 (2)

$$V_{CM_{LOWER}} \ge 11 (V_{S^-} + 1.2 \text{ V}) - 10 V_{REF}$$

where:

 V_{S+} is the positive supply.

 V_{S-} is the negative supply.

1.2 V is the headroom needed for suitable performance.

Equation 2 provides a general formula for calculating the common-mode input voltage range. However, keep the AD628 within the maximum limits listed in Table 1 to maintain optimal performance. This is illustrated in Figure 30 where the maximum common-mode input voltage is limited to ± 120 V. Figure 31 shows the common-mode input voltage bounds for single-supply voltages.




Figure 30. Input Common-Mode Voltage vs. Supply Voltage for Dual Supplies




Figure 31. Input Common-Mode Voltage vs. Supply Voltage for Single Supplies

The differential input voltage range is constrained to the linear operation of the internal amplifiers, A1 and A2. The voltage applied to the inputs of A1 and A2 should be between $V_{S^-} + 1.2 \text{ V}$ and $V_{S^+} - 1.2 \text{ V}$. Similarly, the outputs of A1 and A2 should be kept between $V_{S^-} + 0.9 \text{ V}$ and $V_{S^+} - 0.9 \text{ V}$.

VOLTAGE LEVEL CONVERSION

Industrial signal conditioning and control applications typically require connections between remote sensors or amplifiers and centrally located control modules. Signal conditioners provide output voltages of up to $\pm 10~V$ full scale. However, ADCs or microprocessors operating on single 3.3 V to 5 V logic supplies are now the norm. Thus, the controller voltages require further reduction in amplitude and reference.

Furthermore, voltage potentials between locations are seldom compatible, and power line peaks and surges can generate destructive energy between utility grids. The AD628 offers an ideal solution to both problems. It attenuates otherwise destructive signal voltage peaks and surges by a factor of 10 and shifts the differential input signal to the desired output voltage.

Conversion from voltage-driven or current-loop systems is easily accomplished using the circuit shown in Figure 32. This shows a circuit for converting inputs of various polarities and amplitudes to the input of a single-supply ADC.

To adjust common-mode output voltage, connect Pin 3 (V_{REF}) and the lower end of the 10 k Ω resistor to the desired voltage. The output common-mode voltage is the same as the reference voltage.

Designing such an application can be done in a few simple steps, which includes the following:

- Determine the required gain. For example, if the input voltage must be changed from ± 10 V to +5 V, the gain now needs to be +5/+20 or +0.25.
- Determine if the circuit common-mode voltage should be changed. An AD7940 ADC is illustrated for this example. When operating from a 5 V supply, the common-mode voltage of the AD7940 is half the supply, or 2.5 V. If the AD628 reference pin and the lower terminal of the 10 k Ω resistor are connected to a 2.5 V voltage source, the output common-mode voltage is 2.5 V.

Table 6 shows resistor and reference values for commonly used single-supply converter voltages. Rext3 is included as an option to balance the source impedance into A2. This is described in more detail in the Gain Adjustment section.

Table 6. Nearest 1% Resistor Values for Voltage Level Conversion Applications

Input Voltage (V)	ADC Supply Voltage (V)	Desired Output Voltage (V)	V _{REF}	R _{EXT1} (kΩ)	R _{EXT2} kΩ)
±10	5	2.5	2.5	15	10
±5	5	2.5	2.5	39.7	10
+10	5	2.5	0	39.7	10
+5	5	2.5	0	89.8	10
±10	3	1.25	1.25	2.49	10
±5	3	1.25	1.25	15	10
+10	3	1.25	0	15	10
+5	3	1.25	0	39.7	10




Figure 32. Level Shifter

Rev. G | Page 17 of 20


CURRENT LOOP RECEIVER

Analog data transmitted on a 4 to 20 mA current loop can be detected with the receiver shown in Figure 33. The AD628 is an ideal choice for such a function because the current loop is driven with a compliance voltage sufficient to stabilize the loop, and the resultant common-mode voltage often exceeds commonly used supply voltages. Note that with large shunt values, a resistance of equal value must be inserted in series with the inverting input to compensate for an error at the noninverting input.

MONITORING BATTERY VOLTAGES

Figure 34 illustrates how the AD628 is used to monitor a battery charger. Voltages approximately eight times the power supply voltage can be applied to the input with no damage. The resistor divider action is well suited for the measurement of many power supply applications, such as those found in battery chargers or similar equipment.

For proper operation, the common-mode voltage must satisfy the input specifications in Table 1, as well as Equation 2.



FILTER CAPACITOR VALUES

Connect a capacitor to Pin 4 (C_{FILT}) to implement a low-pass filter. The capacitor value is

$$C = 15.9/f_t (\mu F)$$

where f_t is the desired 3 dB filter frequency.


Table 7 shows several frequencies and their closest standard capacitor values.

Table 7. Capacitor Values for Various Filter Frequencies


Frequency (Hz)	Capacitor Value (μF)
10	1.5
50	0.33
60	0.27
100	0.15
400	0.039
1 k	0.015
5 k	0.0033
10 k	0.0015

KELVIN CONNECTION

In certain applications, it may be desirable to connect the inverting input of an amplifier to a remote reference point. This eliminates errors resulting in circuit losses in interconnecting wiring. The AD628 is particularly suited for this type of connection. In Figure 35, a 10 k Ω resistor added in the feedback matches the source impedance of A2. This is described in more detail in the Gain Adjustment section.



OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 37. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model		Temperature Range	Description	Package Option	Branding
AD628AR		-40°C to +85°C	8-Lead SOIC_N	R-8	
AD628AR-REEL		−40°C to +85°C	8-Lead SOIC_N 13" Reel	R-8	
AD628AR-REEL7		-40°C to +85°C	8-Lead SOIC_N 7" Reel	R-8	1
AD628ARZ ¹	-	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD628ARZ-RL ¹		−40°C to +85°C	8-Lead SOIC_N 13" Reel	R-8	
AD628ARZ-R7 ¹		-40°C to +85°C	8-Lead SOIC_N 7" Reel	R-8	
AD628ARM		-40°C to +85°C	8-Lead MSOP	RM-8	JGA
AD628ARM-REEL		–40°C to +85°C	8-Lead MSOP 13" Reel	RM-8	JGA
AD628ARM-REEL7		-40°C to +85°C	8-Lead MSOP 7" Reel	RM-8	JGA
AD628ARMZ ¹		-40°C to +85°C	8-Lead MSOP	RM-8	JGZ
AD628ARMZ-RL ¹		-40°C to +85°C	8-Lead MSOP 13" Reel	RM-8	JGZ
AD628ARMZ-R7 ¹		-40°C to +85°C	8-Lead MSOP 7" Reel	RM-8	JGZ
AD628-EVAL			Evaluation Board		

¹ Z = RoHS Compliant Part.

©2002–2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

C02992-0-4/07(G)



www.analog.com

Rev. G | Page 20 of 20

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:



Published by WWW.\$KYTECH.ir